[an error occurred while processing this directive] [an error occurred while processing this directive] [an error occurred while processing this directive]
[an error occurred while processing this directive]
CORRELATION TECHNOLOGY

Designs and Performance Study for Asynchronous FIFO Based on FPGA

  • WANG Qishuang ,
  • HUANG Zhenchun ,
  • PU Haifeng
Expand
  • 1 Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
    2 No. 203 Recearch Institute of China Ordnance Industries, Xi'an 710065, China

Received date: 2014-01-01

  Online published: 2025-05-30

Abstract

Asynchronous FIFO has two key difficulties: metastable protection and identification of empty/full state. To solve these two difficulties, four solutions were proposed: the two are based on gray code and shift code, the other two are based on status flag and interval address. These four solutions were implemented with VHDL, and simulated on FPGA. The result shows that these four solutions all have their own advantages and can work well.

Cite this article

WANG Qishuang , HUANG Zhenchun , PU Haifeng . Designs and Performance Study for Asynchronous FIFO Based on FPGA[J]. Journal of Projectiles, Rockets, Missiles and Guidance, 2014 , 34(6) : 185 -189 . DOI: 10.15892/j.cnki.djzdxb.2014.06.047

[an error occurred while processing this directive]

References

[1]
Clifford E Cummings Simulation and Synthesis Techniques for Asynchronous FIFO Design[OL]. http://www.docin.com/p-46476833.html.
[2]
William J Dally, John W Poulton. Digital Systems Engineering[M]. Cambridge: Cambridge University, 1998.
[3]
Vijay A. Nebhrajani Asynchronous FIFO Architectures[OL] http://www.docin.com/p_88158123.html.
[4]
汪路元. FPGA设计中的亚稳态及其缓解措施[J]. 电子技术应用, 2012, 38(8): 13-15.
[5]
李冬, 赵志凯. 一种高性能异步 FIFO 的设计与实现[J]. 微电子学与计算机, 2010, 27(8): 145-148.
[6]
刘彬. 异步FIFO的设计与形式化验证[D]. 长沙: 国防科学技术大学, 2011.
Outlines

/

[an error occurred while processing this directive]