Design and Implementation of Testing Time Sequence in SAR Load Simulator Based on FPGA

ZHAO  Jun; CAI  Xiaole; ZHANG  Yukun; GUO  Jianqi

doi:10.15892/j.cnki.djzdxb.2018.02.029

ZHAO Jun, CAI Xiaole, ZHANG Yukun, GUO Jianqi

Journal of Projectiles, Rockets, Missiles and Guidance ›› 2018, Vol. 38 ›› Issue (2) : 131-134,142.

PDF(1100 KB)

Journal of Projectiles, Rockets, Missiles and Guidance ›› 2018, Vol. 38 ›› Issue (2) : 131-134,142. DOI: 10.15892/j.cnki.djzdxb.2018.02.029

Design and Implementation of Testing Time Sequence in SAR Load Simulator Based on FPGA

{{article.zuoZhe_EN}}

Author information +

History +

HeighLight

Abstract

Key words

QR code of this article

Cite this article

EndNote

Ris (Procite)

Bibtex

Download Citations

{{article.zuoZheEn_L}}. {{article.title_en}}[J]. {{journal.qiKanMingCheng_EN}}, 2018, 38(2): 131-134,142 https://doi.org/10.15892/j.cnki.djzdxb.2018.02.029

References

List( Publishing order | Descend order by publishing year | Descend order by cited within ) Chart analysis

References

Funding

RIGHTS & PERMISSIONS

PDF(1100 KB)

Accesses

Citation

Detail

Sections

Recommended

Received	Published
2016-07-08	2018-04-20
Issue Date
2025-05-28

Please choose a citation manager

Content to export